edalize
An abstraction library for interfacing EDA tools
fusesoc
Package manager and build abstraction tool for FPGA/ASIC development
PyXHDL - Python Frontend For VHDL And Verilog
Use the power of the Python ecosystem to model hardware and generate directly SystemVerilog (>= 2012) and VHDL (>= 2008) source code.
