analiser

verilator
Open-source compiler/simulator for syntehsizable Verilog or SystemVerilog