framework

Open Source VHDL Verification Methodology (OSVVM)
description

SVUnit
SVUnit is an open-source test framework for ASIC and FPGA developers writing Verilog/SystemVerilog code.

Universal VHDL Verification Methodology (UVVM)
description

VUnit
Open source unit testing framework for VHDL/SystemVerilog