parser (5)
streaming (1)
vhdl (27)
ABC (1)
abstract (1)
active-hdl (1)
Altera (1)
analiser (2)
analyser (1)
ascentlint (1)
C (1)
ci (1)
CLI (1)
code-generator (2)
collection (2)
compiler (2)
configuration (1)
configuration-register (1)
csr (1)
data-model (1)
design (1)
diamond (2)
documentation (2)
dom (1)
EDA (2)
encode (1)
FASM (2)
FHDL (3)
FIRRTL (1)
formal (3)
fossi (1)
FPGA (2)
framework (4)
gateware (1)
gds (1)
generator (1)
generics (1)
ghdl (3)
HDL (10)
high-level-synthesis (1)
HLS (1)
icarus (1)
icestorm (3)
index (1)
Intel (1)
ip-core (4)
ise (3)
isim (2)
iverilog (1)
java (1)
JSON (1)
language-model (1)
language-server (1)
Lattice (1)
libero (2)
libraries (3)
library (1)
librecores (2)
linting (1)
modelsim (2)
morty (1)
netlist (1)
nextpnr (1)
odin (1)
packing (2)
parameters (1)
placement (2)
planahead (1)
preprocessor (1)
project (1)
Python (7)
quartus (3)
Quicklogic (1)
radiant (1)
rivierapro (1)
routing (2)
RTL (10)
scala (3)
schematics (1)
simulation (2)
simulator (3)
soc (1)
spyglass (1)
sta (1)
symbiflow (1)
symbiyosys (1)
synthesis (8)
systemverilog (7)
tcl (1)
testing (2)
trellis (2)
UVM-reg (1)
vcd (1)
vcs (1)
veribleformat (1)
veriblelint (1)
verification (10)
verilator (1)
verilog (17)
vivado (4)
VPR (1)
vunit (1)
waveform (1)
workflow (1)
xcelium (1)
Xilinx (2)
xsim (1)
yosys (2)